

FIG. 1






FIG. 2



500




FIG. 5A




FIG. 5B




FIG. 5C

	602 fill DR (n steps)	604 memory write (memsize steps)	606 memory read (memsize steps)
clear	1 0 0 ... 0	0 0 0 ... 0	1 0 ... 0
move	1 1 1 ... 1	0 0 ... 0	0 0 ... 0
next	0 0 0 ... 0	1 1 ... 1	1 1 ... 1
we	0 0 0 ... 0	1 1 ... 1	0 0 ... 0
D	$\underbrace{0 \dots 0}_{m} \underbrace{1 \dots 1}_{m} \underbrace{0 \dots 0}_{m} \alpha \alpha \dots \alpha$	$\alpha \alpha \dots \alpha$	$\alpha \alpha \dots \alpha$

FIG. 6

	802 fill DR (n steps)	804 memory write $\frac{\text{memsize} + 1}{K}$ steps	806 fill DR (n steps)	808 memory read $\frac{\text{memsize} + 1}{K}$ steps
clear	1 0 0 ... 0	0 ... 0	1 0 0 ... 0	0 ... 0
move	1 1 1 ... 1	0 ... 0	1 ... 1	0 ... 0
next	0 0 0 ... 0	1 ... 1	0 ... 0	1 ... 1
we	0 0 0 ... 0	1 ... 1	0 ... 0	0 ... 0
D	$\underbrace{0101 \dots \alpha \alpha}_n \underbrace{\alpha \dots \alpha \bar{\alpha} \bar{\alpha} \dots \bar{\alpha} \bar{\alpha}}_k \alpha \dots \alpha$	$\underbrace{\bar{\alpha} \bar{\alpha} \dots \bar{\alpha} \bar{\alpha}}_k \alpha \dots \alpha$	$\underbrace{0101 \dots \alpha \alpha}_n \underbrace{\alpha \dots \alpha \bar{\alpha} \bar{\alpha} \dots \bar{\alpha} \bar{\alpha}}_k \alpha \dots \alpha$	$\underbrace{\bar{\alpha} \bar{\alpha} \dots \bar{\alpha} \bar{\alpha}}_k \alpha \dots \alpha$

FIG. 8

700




FIG. 7A

10027311-102104




FIG. 7B




FIG. 7C